

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/809,894	03/26/2004	Tomohiko Koto	108075-00126	7803
4372	7590 07/21/2005		EXAMINER	
ARENT FOX PLLC 1050 CONNECTICUT AVENUE, N.W. SUITE 400 WASHINGTON, DC 20036			TAN, VIBOL	
			ART UNIT	PAPER NUMBER
			2819	

DATE MAILED: 07/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	·		m
	Application No.	Applicant(s)	<i>/</i>
·	10/809,894	кото, томоніко	
Office Action Summary	Examiner	Art Unit	
	Vibol Tan	2819	•
The MAILING DATE of this communication appearing for Reply	pears on the cover sheet with the	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL	Y IS SET TO EXPIRE 3 MONTH	H(S) FROM	•
THE MAILING DATE OF THIS COMMUNICATION.	100(a) In an arrant horizonta arranti ha	Const. Clad	
 Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a replif NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). 	ly within the statutory minimum of thirty (30) d will apply and will expire SIX (6) MONTHS fro a, cause the application to become ABANDON	ays will be considered timely. m the mailing date of this communication. IED (35 U.S.C. § 133).	
Status		, ·	
1) Responsive to communication(s) filed on 26 h	March 2004.	·	
	s action is non-final.		
3) Since this application is in condition for allowa		rosecution as to the merits is	
closed in accordance with the practice under I			
Disposition of Claims			
4) ☐ Claim(s) <u>1-20</u> is/are pending in the application4a) Of the above claim(s) is/are withdra			
5) Claim(s) is/are allowed.	·		
6) Claim(s) <u>1,3-6,15-17,19 and 20</u> is/are rejected	I.		
7)⊠ Claim(s) <u>2,7-14 and 18</u> is/are objected to.	•		
8) Claim(s) are subject to restriction and/o	or election requirement.		
Application Papers	٠.		
9) The specification is objected to by the Examine	er.		
10)☐ The drawing(s) filed on is/are: a)☐ acc	epted or b) objected to by the	Examiner.	
Applicant may not request that any objection to the	drawing(s) be held in abeyance. S	ee 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correct	tion is required if the drawing(s) is o	bjected to. See 37 CFR 1.121(d).	
11)☐ The oath or declaration is objected to by the E	xaminer. Note the attached Office	e Action or form PTO-152.	
Priority under 35 U.S.C. § 119			
12) ☐ Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a)-(d) or (f).	
a)☑ All b)☐ Some * c)☐ None of:			
1. Certified copies of the priority document	ts have been received.		
2. Certified copies of the priority document	ts have been received in Applica	tion No	
3. Copies of the certified copies of the prior	•	ved in this National Stage	
application from the International Burea	' ''		
* See the attached detailed Office action for a list	of the certified copies not receive	/ed.	
Attachment(s)			
1) X Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summai Paper No(s)/Mail I		
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) Notice of Informal	Patent Application (PTO-152)	
Paper No(s)/Mail Date <u>3/26/04</u> .	• (6) [_] Other:		

Art Unit: 2819

DETAILED ACTION

Drawings

1. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the ratio between the gate length and the gate width of one of the transistors in each pair, and the gate voltage capacity of the first to fourth transistors of the level conversion circuit greater than the gate voltage capacity of the first to fourth transistors in the differential amplification circuit must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner,

Art Unit: 2819

the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claim 5 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The recitation of "each transistor has a channel modulation constant and the channel modulation constant of one of the transistors in each pair of the series-connected MOS transistors is substantially the same as the channel modulation constant of the other one of the transistors in the pair of the series-connected MOS transistors" was not described in the specification.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Art Unit: 2819

5. Claims 1, 3, 4, 6, 15-17, 19 and 20 are rejected under 35 U.S.C. 102(e) as being anticipated by Dillon (U. S. PAT. 6,590,422).

In claim 1, Dillon teaches all claimed features in Fig. 2 a semiconductor integrated circuit comprising: a level conversion circuit (140) having a pair of transistors including a first MOS transistor (31) and a second MOS transistor (33A), connected in series between a first power supply (VDD) and a second power supply (Ground), and a further pair of transistors including a third MOS transistor (32A) and a fourth MOS transistor (34A), connected in series between the first power supply and the second power supply, the level conversion circuit generating a first output signal from a node (a node between 31A and 33A) connecting the first and second MOS transistors and a second output signal from a node (a node between 32A and 34A) connecting the third and fourth transistors; and a differential amplification circuit (26), connected to the level conversion circuit, for functioning in accordance with the first and second output signals of the level conversion circuit, wherein the first and fourth MOS transistors each have a gate for receiving a first input signal (one of differential signals 52), and the second and third MOS transistors each have a gate for receiving a second input signal having a phase inverted from the phase of the first input signal (the other one of differential signals 52).

In claim 3, Dillon further teaches the semiconductor integrated circuit according to claim 1, wherein gate of each transistor has a gate length and a gate width, and the ratio between the gate length and the gate width of one the transistors in each pair of the series-connected MOS transistors substantially the same as the ratio between the

Art Unit: 2819

gate length and the gate width of the other one of the transistors in the pair of the series-connected MOS transistors (inherent).

In claim 4, Dillon further teaches the semiconductor integrated circuit according to claim 1, wherein each transistor has a gain constant, the gain constant of one of the transistors each pair of series-connected MOS transistors substantially the same constant of the other one of the transistors of the series-connected MOS transistors (inherent).

In claim 6, Dillon further teaches the semiconductor integrated circuit according to claim 1, wherein the differential amplification circuit (26) is connected between the first power supply (VDD) and the second power supply (ground).

Claims 15 and 17 correspond to detailed circuitry already discussed similarly with regard to claims 1.

Claim 16 corresponds to detailed circuitry already discussed similarly with regard to claim 1.

Claims 19 and 20 correspond to detailed circuitry already discussed similarly with regard to claims 3 and 4.

6. Claims 2, 7-14 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

Art Unit: 2819

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on (571) 272-1769. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

VIBOLTAN
PRIMARY EXAMINER